Yasmin samy lec 1

Ch B

Sheet #6 - Co

.

pa 1 (24/2) 2 14

Computer Architecture

Sheet (6)

Consider the binary numbers in the following addition and subtraction problems to be signed, 6-bit values in the 2's-complement representation. Perform the operations indicated, specify whether or not arithmetic overflow occurs, and check your answers by converting operands and results to decimal sign-and-magnitude representation.

10	110111	010101	
,	<u>+111001</u>	+101011	
(B)	111110	100001 -011101	
V	<u>-100101</u>	-UIIIUI	\sim
(X)	000111	011010	(p)
	-111000	-100010	V. /

- 6.9 Show that the logic expression $c_n \oplus c_{n-1}$ is a correct indicator of overflow in the addition of 2's-complement integers, by using an appropriate truth table.
- 6.10 (a) Design a 64-bit adder that uses four of the 16-bit carry-lookahead adders shown in Figure 6.5 along with additional logic to generate c₁₆, c₃₂, c₄₈, and c₆₄, from c₀ and the G_i^{II} and P_i^{II} variables shown in this figure. What is the relationship of the additional logic to the logic inside each lookahead circuit in the figure?
 - (b) Show that the delay through the 64-bit adder is 12 gate delays for $\frac{500}{63}$ and 7 gate delays for $\frac{500}{63}$, as claimed at the end of Section 6.2.1.
 - (c) Compare the gate delays to produce s₃₁ and c₃₂ in the 64-bit adder of part (a) to the gate delays for the same variables in the 32-bit adder built from a cascade of two 16-bit adders, as discussed in Section 6.2.1.
- 6.11 (a) How many logic gates are needed to build the 4-bit carry-lookahead adder shown in Figure 6.4?
 - (b) Use appropriate parts of the result from Part (a) to calculate how many logic gates are needed to build the 16-bit carry-lookahead adder shown in Figure 6.5.
- 6.12 Show that the worst case delay through an $n \times n$ array of the type shown in Figure 6.6b is 6(n-1)-1 gate delays, as claimed in Section 6.3.

Fg. 60

-1-

- 6.17 Multiply each of the following pairs of signed 2's-complement numbers using the Booth algorithm. In each case, assume that A is the multiplicand and B is the multiplier.
 - (a) $\Lambda = 010111$ and B = 110110
 - (b) A = 110011 and B = 101100
 - (c) A = 110101 and B = 011011
 - (d) A = 0.01111 and B = 0.01111
- 6.18 Repeat Problem 6.17 using bit-pairing of the multipliers.
 - 6.19 Indicate generally how to modify the circuit diagram in Figure 6.7a to implement multiplication of signed, 2's-complement, n-bit numbers using the Booth algorithm, by clearly specifying inputs and outputs for the Control sequencer and any other changes needed around the adder and A register.
- *) Using non-restoring division perform the operation A % B on the five bit numbers A=10101 and B=00101.


Sheet#6 Solution

→ Le(11 3);

Chit Gland

Chapter 6 – Arithmetic	6-bit signed
Janswer 1	
6.1. Overflow cases are specifically indicated. In all 010110 (+22) 101011 + 001001 + (+9) + 100101 011111 (+31) 010000 overflow	other cases, no overflow occurs.
$ \begin{array}{c c} 011001 & (+25) \\ +010000 & +(+16) \\ \hline 101001 & (+41) \end{array} $ $ \begin{array}{c} (+25) \\ +111001 \\ \hline 110000 \end{array} $	$ \begin{array}{c cccc} & & & & & & & & & & & & & & & & & $
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
$ \begin{array}{c cccc} & 100001 & & (-31) & & 100001 \\ \hline -011101 & & -(+2^{3}) & & -100011 \\ \hline & & & & & & \\ \hline & & & & & & \\ \hline & & & &$	00/00/ 010/01 011111 1/215 1/215 011111
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	(120111) (101011) (10001)
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	- 27 + 22
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	(O 10110) ₂₅
[10000 [1010]]	$\frac{1011}{100} + 26$ $\frac{100}{100} = \frac{100}{100} = \frac{100}{1$
0 162630 0 0 0 0 1	(100) of 21
	(16+8+1) = + 25
www.elsolucionario	+ 7 = (+2-4)
-3-	+ Jeller

Sheet # 6




overflow occur.


when $\Rightarrow x_{n-1} & y_{n-1}$ are the same

-ue $\Rightarrow cony \Rightarrow con$

Cn-1	Cn	Cn-16Cn
0	0 1 6 1	1 0 over 1 - w



(a) Bit-stage call



(b) 4-bit adder

Figure 6.4 4-bit carry-pockahead adder.

Continuing this type of expansion, the final expression for any carry variable is

$$c_{i+1} = G_i + P_i G_{i-1} + P_i P_{i-1} G_{i-2} + \cdots + P_i P_{i-1} \cdots P_1 G_0 + P_i P_{i-1} \cdots P_0 c_0$$
 [6.1]

Thus, all carries can be obtained three gate delays after the input signals X, Y, and c_0 are applied because only one gate delay is needed to develop all P_i and G_i signals,




Figure 6.5 16-bit carry-lookahead adder built from 4-bit adders (see Figure 6.4b).

Figure 6.5 shows a 16-bit adder built from four 4-bit adder blocks. These blocks provide new output functions defined as G_k^I and P_k^I , where k=0 for the first 4-bit block, as shown in Figure 6.4b, k=1 for the second 4-bit block, and so on. In the first block,

$$P_0^T = P_3 P_2 P_1 P_0$$

and


$$G_0^1 = G_3 + P_3G_2 + P_3P_2G_1 + P_3P_2P_1G_0$$

In words, we say that the first-level G_i and P_i functions determine whether bit stage i generates or propagates a carry, and that the second-level G_k^I and P_k^I functions determine whether block k generates or propagates a carry. With these new functions available, it is not necessary to wait for carries to ripple through the 4-bit blocks. Carry c_{16} is formed by one of the carry-lookahead circuits in Figure 6.5 as

$$c_{16} = G_3^I + P_3^I G_2^I + P_3^I P_2^I G_1^I + P_3^I P_2^I P_1^I G_0^I + P_3^I P_2^I P_1^I P_0^I c_0$$

The input carries to the 4-bit blocks are formed in parallel by similar shorter expressions. These expressions for c_{15} , c_{17} , c_8 , and c_4 , are identical in form to the expressions for c_4 , c_3 , c_2 , and c_4 , respectively, implemented in the carry-lookahead circuits in Figure 6.4b. Only the variable names are different. Therefore, the structure of the carry-lookahead circuits in Figure 6.5 is identical to the carry-lookahead circuits in Figure 6.4b. We should note, however, that the carries c_4 , c_5 , c_{17} , and c_{16} , generated internally by the 4-bit adder blocks, are not needed in Figure 6.5 because they are generated by the higher-level carry-lookahead circuits.

Now, consider the delay in producing outputs from the 16-bit carry-lookahead adder. The delay in developing the carries produced by the carry-lookahead circuits is



- B -



4-bit adder corry Look ahead

Carry Look ahead. Using 4 x 46,7 adder.

Citl = Gi+ Ci Pi

Citi= Gi+CiPi-Del Cenerates

Generate 8

C1, C2, C3, C4 3 at the same time gate using equation(1) delays Generate P., Gi C4, (8, (12, (16) Sque all at the Same time delays from equation (2)

 $C_1 = G_0 + f_0 C_0$ $C_2 = G_1 + f_1 G_0 + f_1 P_0 C_0$ $C_3 = G_2 + f_2 G_1 + f_2 f_1 G_0 + f_2 f_1 F_0 C_0$ $C_4 = G_3 + F_3 G_2 + f_3 F_2 G_1 + f_3 F_2 f_1 G_0$ $+ f_3 f_2 f_1 f_0 C_0$ $C_{4} = G_{0} + P_{0} + P_{0$

 $f_i = x_i \oplus y_i$ $-G_i = x_i \forall i$

Pi= PoPiP2P3
Gi= G3+P3G2+P3P2G1+P3P2FG0

Pc -D available after 1 gate delay-


Gi - available after 2 gate delay. $\hat{\beta}_{1} = \hat{\beta}_{0} \hat{\beta}_{1} \hat{\beta}_{2}$ $\hat{\beta}_{3} = \hat{\beta}_{3} + \hat{\beta}_{3} \hat{\beta}_{2} + \hat{\beta}_{3} \hat{\beta}_{2} \hat{\beta}_{1} + \hat{\beta}_{3} \hat{\beta}_{2} \hat{\beta}_{0}$

Pi -> need 3)+1=4 gate
= delays

Gi -> reed (3)+2=5 gate delays

co Both pi & Gi will be
available after 5 gate delays

- 4-




*

as calculate previous in a C64 = 7. gate delays also C16, C32, C42 - generated

also C16, C32, C43 - generated after 7 galedely

to Calculate delay for SG3. inside the Last Block




≥ Variables S31 & C32 produced after.


from a & b be i-SC32 -> will x produced after 7 gate delay, LS31 -> will be produced after 12 gate n.

from 64 Using 2 x 32-bit adder award 16-bit)


C32 - produced after 7 gate delays. S31 - pafter 10 gate delays.

-12- Section 6.2.V





(a) Manual multiplication algorithm






Figure 6.6 Array multiplication of positive binary operands.


problem
$$(6.12)$$
 cip Sequential Multiplication $d(n) = 6(n-1)-1$ ex=> $d(4) = 6*(8-1)-1 = 17$ gate delay

for:

| Jofirst row = 1 | Jassume |

total delays = 2+1+2+1+2+1-+2+2+2=17 gate Jelays

mir -



- 16-

$$\frac{\text{Mote:}}{-1 = 1 + 6} = (2/8 \text{ M})$$

 $+1 = 0 + 1$
 $0 = 1 + 1$

(6.17) The multiplication answers are:

+1->M -1-> 2 3 M +2-3 3 A 1/4/M -2-3 5 A 1 84/M and M

0110110

17


to shift lef

~ 17-

www.elsolucionario.net

50 2 W

(6.18). The multiplication answers are:



6.19 Both the A and M registers are augmented by one bit to the left to hold a sign extension bit. The adder is changed to an n+1-bit adder. A bit is added to the right end of the Q register to implement the Booth multiplier recoding operation. It is initially set to zero. The control logic decodes the two bits at the right end of the Q register according to the Booth algorithm, as shown in the following logic circuit. The right shift is an arithmetic right shift as indicated by the repetition of the extended sign bit at the left end of the A register. (The only case that actually requires the sign extension bit is when the n-bit multiplicand is the value $-2^{(n-1)}$; for all other operands, the A and M registers could have been n-bit registers and the adder could have been an n-bit adder.)

